|
|
13f19cdec6
|
Example of rendering the entire match set, and rendering the rewrite (match between RHS and updated host graph)
|
2024-09-13 12:09:24 +02:00 |
|
|
|
a926de1998
|
PlantUML: also render 'matchedWith' traceability links between attributes
|
2024-09-12 17:10:18 +02:00 |
|
|
|
264e96c11d
|
Extract function
|
2024-09-12 15:58:58 +02:00 |
|
|
|
40552b8dcf
|
Implement PlantUML generation for class diagrams
|
2024-09-12 12:45:45 +02:00 |
|
|
|
89b7c83440
|
Hacked together graph rewriter
|
2024-09-12 11:04:32 +02:00 |
|
|
|
f12fd8bd6c
|
Rewriter: deleting elements works
|
2024-09-11 11:04:44 +02:00 |
|
|
|
ae5eaedb4b
|
RAMification + pattern matching: put typing information straight into the Vertices, as a Python attribute (don't put it in separate Vertices+Edges).
|
2024-09-10 13:18:14 +02:00 |
|
|
|
700a4d103f
|
and now pattern matching also works with typing information added to the graph
|
2024-09-06 21:32:03 +02:00 |
|
|
|
4160a8953e
|
Tweak matcher (compute connected components in advance). Simple pattern matching with RAMification (incl. Python expressions) seems to work.
|
2024-09-06 21:10:23 +02:00 |
|
|
|
ec1a9dbfca
|
replace everywhere: 'is [not] None' -> '(==|!=) None'
|
2024-09-04 09:50:30 +02:00 |
|
|
|
88172d64c5
|
rename
|
2024-09-03 19:01:07 +02:00 |
|
|
|
a7fac15bdc
|
Fix RAMification
|
2024-09-03 18:59:53 +02:00 |
|
|
|
7bda71dc1f
|
Implemented RAMification
|
2024-09-03 18:48:27 +02:00 |
|
|
|
2b22be01ec
|
Object Diagrams: slots work
|
2024-09-03 14:00:55 +02:00 |
|
